

CLAIMS

What is claimed:

1. An apparatus for sampling an input signal, wherein the apparatus receives a clock signal synchronous with the input signal, the apparatus comprising:
 - a. a synthesizer for receiving the synchronous clock signal, wherein the synthesizer produces a synthesized signal having a synthesized signal frequency dependent on the synchronous clock signal; and
 - b. a sampling module coupled to the synthesizer, wherein the sampling module samples the input signal based on the synthesized signal frequency.
2. The apparatus according to claim 1 further comprising a counter coupled to the synthesizer and the sampling module, wherein the counter sends a strobe signal to the sampling module after a predetermined amount of counts.
3. The apparatus according to claim 1 further comprising a processing unit coupled to the sampling module, wherein the processing unit analyzes a sampled point from the sampling module and arranges the sampled point in an eye diagram.
4. The apparatus according to claim 3 wherein the synthesizer signal frequency is programmed as the function

$$F_{\text{DDS}} = \frac{1}{R} \cdot \left(\frac{N}{N+1} \right) F_{\text{CLK}}$$

1 wherein R is an integer, N is an amount of sample points per unit interval and F_{CLK} is the clock
2 frequency.

1 5. The apparatus according to claim 4 wherein the eye diagram is formed by arranging an x-
2 coordinate of a particular sample point using the function:

$$x(i) = \text{mod}(R \cdot C \cdot i, N)$$

6 wherein C is the predetermined number of counts and i is the particular sample point.

1 6. The apparatus according to claim 1 further comprising a processing unit coupled to the
2 synthesizer, wherein the processing unit controls the synthesizer signal frequency.

1 7. The apparatus according to claim 2 further comprising a processing unit coupled to the counter,
2 wherein the processing unit controls the predetermined number of counts.

1 8. The apparatus according to claim 1 further comprising a prescaler module coupled to the
2 synthesizer and the synchronous clock signal, wherein the prescaler module adjusts the
3 synchronous clock signal to an acceptable clock frequency to be input into the synthesizer.

1 9. An apparatus for analyzing an input signal, wherein the apparatus receives a clock signal having
2 a clock frequency synchronous with the input signal, the apparatus comprising:
3 a. a synthesizer for receiving the clock signal, wherein the synthesizer produces a signal
4 having a synthesizer frequency dependent on the clock frequency;
5 b. a counter coupled to the synthesizer, the counter for receiving the signal and producing a
6 strobe signal;

- 1 c. a sampling module coupled to the counter, the sampling module for sampling the input
2 signal upon receiving the strobe signal; and
- 3 d. a processor coupled to the sampling module, wherein the processor analyzes a sample
4 point from the sampling module and arranges the sample point in a desired configuration.
- 1 10. The apparatus according to claim 9 wherein the desired configuration is an eye diagram.
- 1 11. The apparatus according to claim 9 wherein the processing unit controls the synthesizer
2 frequency.
- 1 12. The apparatus according to claim 9 wherein the counter produces the strobe signal after a
2 predetermined number of counts.
- 1 13. The apparatus according to claim 12 wherein the sampling module samples the input signal at a
2 sampling frequency, wherein the sampling frequency is dependent on the synthesizer frequency
3 and the predetermined number of counts.
- 1 14. The apparatus according to claim 9 wherein the processing unit controls the predetermined
2 number of counts.
- 1 15. The apparatus according to claim 9 further comprising a prescaler module coupled to the
2 synthesizer and the clock signal, wherein the prescaler module adjusts the clock frequency to an
3 acceptable level to be input into the synthesizer.
- 1 16. A method of analyzing an input signal comprising:
2 a. receiving a clock signal synchronous with the input signal;

- 1 b. generating a synthesized signal from the clock signal, wherein the synthesized signal has a
2 synthesized signal frequency; and
3 c. sampling the input signal dependent on the synthesized signal frequency.

1 17. The method according to claim 16 further comprising adjusting the clock signal to an
2 acceptable clock frequency to generate the synthesized signal.

1 18. The method according to claim 17 wherein the input signal is sampled at a sampling point after
2 a predetermined number of counts, C.

1 19. The method according to claim 18 wherein the synthesized signal frequency is a function:

$$F_{\text{DDS}} = \frac{1}{R} \cdot \left(\frac{N}{N+1} \right) F_{\text{CLK}}$$

6 wherein R is an integer and N is a number of sample points per unit interval.

1 20. The method according to claim 19 further comprising arranging an i^{th} sampling point to form an
2 eye diagram with a horizontal resolution of N points per unit interval using function:

$$x(i) = \text{mod}(R \cdot C \cdot i, N)$$

1 21. A method of analyzing deterministic jitter of a repetitive input signal having a length of L bits, the
2 method comprising:

- 3 a. receiving a clock signal synchronous with the input signal;
4 b. generating a synthesized signal from the clock signal;

- 1 c. sampling the input signal at a plurality of sample points, wherein the input signal is sampled
2 dependent on a synthesized signal frequency;
3 d. adjusting a phase of the synthesized signal frequency such that the plurality of sample
4 points are located on one or more edges of the input signal;
5 e. calculating a bit edge value for each sample point in the plurality;
6 f. averaging the sample points; and
7 g. calculating a deterministic jitter component.

1 22. The method according to claim 21 further comprising adjusting the clock signal to an
2 acceptable clock frequency to generate the synthesized signal.

1 23. The method according to claim 22 wherein the input signal is sampled at each sample point
2 after a predetermined number of counts, C.

1 24. The method according to claim 23 wherein the synthesized signal frequency is a function:
2

3
4
$$F_{\text{DDS}} = \frac{1}{R} \cdot F_{\text{CLK}}$$

1 25. The method according to claim 24 wherein the bit edge index is arranged for an i^{th} sample point
2 using function:

$$B(i) = \text{mod}(R \cdot C \cdot i, L)$$

1 26. The method according to claim 25 wherein the deterministic jitter component is duty cycle
2 distortion jitter.

1 27. The method according to claim 25 wherein the deterministic jitter component is intersymbolic
2 interference jitter.